



Yield and manufacturing challenges for microLED micro-displays Soeren Steudel, CTO

# **TECHNICAL PROBLEM STATEMENT**



BOM like mobile phone display

Specs for AR and automotive HUD are similar.




# **INTEGRATION CHALLENGES** HOW TO MAKE RGB?

• In all routes shown below, demo's have been shown.

μ

• There are intrinsic limitations with every approach assuming equal via-pitch.



#### micledi

EPIC Online Technology Meeting, 9th December 2024

## **PERFORMANCE??** LIGHT EXTRACTION EFFICENCY

Compare: blue laser scanning has WPE (+/-20deg) ~10%

Parameter	В	G	R GaN	R AllnGap	Dependency
Resolution [ppi]	10000	10000	10000	10000	Process
IQE [%]	90	60	30	60	Planar epi-material
LEE [%] top MESA	<9%	<9%	<9%	<5%	Refractive index epi; assume random dipole emitter
LEE [%] waveguided	?	?	?	?	pitch vs. MESA size
Radiative recomb. [%]	?	?	?	?	Mesa size, passivation
Target WPE[%] all angle	?	?	?	?	
Target WPE[%] +/-20deg	<2.5	<1.5	<1	<1.5	Focusing structure. Max. 30- 35% of light within APEX




Figure 1. Light-outcoupling in a planar microLED (a) small pixel vs large pitch (b) tight pitched array EPIC Online Technology Meeting, 9th December 2024 μ

MICLEDI results

# COMPANY OVERVIEW

Company: Micledi Microdisplays

Vertical: AR and automotive

Product:

**Business model:** 

MicroLED Displays B2B Fabless Hardware Component Sales

Technology IP: Spin-out of IMEC in 2019


Volume manufacturability in 300mm foundry

Financials: 30MEUR raised



USP:

# LED PROCESS FLOW FOR W2W BONDING MICLEDI HIGH LEVEL OVERVIEW




U

= eWL	P packaging	=				
Issues solved by MICLEDI	<ul> <li>Defectivity</li> <li>No 300mm epi</li> <li>Residual stress</li> </ul>	CMOS compatible LED process flow	<ul> <li>CMOS/LED tight pitch integration</li> </ul>	<ul> <li>LED perfo</li> <li>Beam sha</li> <li>Cross-talk</li> </ul>		<ul><li>Driving</li><li>Calibration</li></ul>
micledi			c solution to integrate tight pitched (<3um) und semiconductor with advanced Si-CMOS node			8


# **DISPLAY INTEGRATION**


## 300MM CMOS FAB COMPATIBLE PROCESS FLOW

The challenge is not in realizing the best microLED but a yielding integration flow with the CMOS driver



Transparent contact







micledi

\*Dithering image of John Lennon EPIC Online Technology Meeting, 9th December 2024

## **DEMO WAVEGUIDE INTEGRATION** WAVEGUIDE: FOV=30° Very bright and sharp even against the light













## micledi

EPIC Online Technology Meeting, 9th December 2024

UH



- Worst case, measured WPE can be 3-4x larger then "real useful" WPE if optical crosstalk is not eliminated.
  - Crosstalk data is hardly ever shown.
- Cross-talk is less problematic in microLED for FPD but significant for microLED on CMOS



Example Literature reported data (crosstalk = -13dB)  $\rightarrow$  Non-useful light integrated over 2D circle amounts to 45% of total light. Hence, reported WPE value is at least 1.8x overestimated.


> Qiming Li et al, SID 2024 Digest, pp.104-106

6 8 10 EPIC Online Technology Meeting, 9th December 2024

μm


UH


## LIGHT COLLIMATION /CROSSTALK MESA: D=1µM



# 20dB cross-talk achieved








# PRODUCTIZATION


## FIRST PRODUCT GENERATION


- Proven process flow for 9150ppi microLED array on 300mm full-automatic manufacturing tools
- 300mm Foundry transfer started
- ASIC design started: product prototype sampling Q4/2025
   300mm full integration flow



UE

#### 200mm short-loop for material evaluation





EPIC Online Technology Meeting, 9th December 2024





- The biggest challenge in microLED on CMOS is a <u>yielding high-volume manufacturing</u> process; question mark about final performance at <3um pitch</li>
- **<u>300mm process integration</u>** is 2-5x cheaper than integration on 100-200mm wafer
- <u>Epi defectivity determines final die yield</u> Solution is to Improve defectivity and implement KGD epi selection. Good enough epi-defectivity values on Si-substrate possible but questionable on sapphire or GaAs substrate
- If the **pixel pitch** gets too small (<<5um), most light below the angle of internal reflection is lost
- Do not trust WPE numbers if you have not measured crosstalk