



Hamed Sattari
Project Manager – Emerging Micro and Nano Technologies
Technology Manager – LNOI PIC Platform

2023/11/14

ELEVATING LITHIUM NIOBATE ON INSULATOR (LNOI) PICS THROUGH STANDARDIZATION

THREADS

CSEM's LNOI PIC Offerings

Perspective, Need, Next Steps

CSEM AT A GLANCE

We are a public-private,
non-profit, Swiss
technology innovation center

We enable competitiveness
through innovation by
developing and transferring
world-class technologies to
industry



230
INDUSTRIAL
CLIENTS / YEAR



203
PATENT
FAMILIES



OUR DNA COMES FROM OUR WATCHMAKING ROOTS

Small & precise


Complex

Ultra-low-power

Multidisciplinary



EXPERTISE SERVING SEVERAL MARKETS



230
INDUSTRIAL
CLIENTS / YEAR



59%
IN SWITZERLAND

26%
IN EUROPE

10%
IN USA


05%
IN ASIA

CSEM's LNOI PIC Offerings



THIN FILM LITHIUM NIOBATE ON INSULATOR (LNOI) PIC PLATFORM

OPEN ACCESS FOUNDRY SERVICE OFFERINGS





Design



Fabrication




Testing






CSEM foundry service


- Affordable cost
- Library of standardized building blocks
- Expert check
- Design rule check



CSEM LNOI PIC PLATFORM TECHNOLOGY



TOWARDS STANDARDIZATION



C-Band Building Blocks (version 2023)

Building Block	Performance
Waveguide	Propagation loss: 1 dB/cm single mode, < 0.2 dB/cm multimode
MMI (1x2, 2x2)	Insertion loss < 0.2 dB, 3dB BW > 60nm
Directional Coupler	Insertion loss < 0.2 dB, 3dB BW > 30nm
Waveguide Crossing	Insertion loss < 0.1 dB, Crosstalk < 30 dB
Grating Couplers	Coupling loss: 5 dB, 3dB BW > 30 nm
Edge couplers	Coupling loss: 3 dB, 3dB BW > 70 nm
EO modulaors	$V_{\pi}L < 3 \text{ V.cm}$, BW > 45 GHz



✓ Pcell for customized components

In the pipeline:

- Thermal phase shifters → early 2024
- Polarization controllers → early 2024
- PPLN for SHG → late 2024
- **780 nm PDK** → early 2024

CSEM LNOI PIC PLATFORM OFFERINGS

Service	Technology Features	Deliverables and the options		Order criteria
MPW RUNs	<ul style="list-style-type: none"> Full stack: 3 waveguide and 2 Metal layers 2 RUNs per year 	<ul style="list-style-type: none"> Design consultation DRC report Inspection pack 	<ul style="list-style-type: none"> Custom chip size from 5x5 mm² up to 10x30 mm² 	<ul style="list-style-type: none"> Minimum order 100 mm²
Dedicated RUNs	<ul style="list-style-type: none"> Customized stack: from 1 WG to a full stack Flexible starting date; 	<ul style="list-style-type: none"> Minimum 100 (5x5 mm²) chips per Wafer DRC report, Inspection pack 	<ul style="list-style-type: none"> Customized chip size and shape Flexible design rules 	<ul style="list-style-type: none"> Minimum order of 4 wafers
Simulation and Design	<ul style="list-style-type: none"> Passives and Actives BBs From visible to IR 	<ul style="list-style-type: none"> EME, FDTD, FEM Layout, DRC, final GDS file 	<ul style="list-style-type: none"> Design consultation Design report 	<ul style="list-style-type: none"> Order minimum 1 month before the design submission deadline
Testing	<ul style="list-style-type: none"> Passive and Actives (DC, RF) Telecom C-Band, 780 nm band 	<ul style="list-style-type: none"> Automated setup, dedicated lab 	<ul style="list-style-type: none"> Insertion loss, EO bandwidth, Statistic Characterization report 	<ul style="list-style-type: none"> Limited offer depending on the available resources
Demo Chips	<ul style="list-style-type: none"> Full stack Only Passive Only Active 	<ul style="list-style-type: none"> Chips with only one type BB PDK chips with only passive BBs PDK chips with only active BBs 	<ul style="list-style-type: none"> Trial evaluation of the platform Practice electrical and optical interfacing Practice packaging and reliability tests 	<ul style="list-style-type: none"> Minimum order of 1 chip Pricing based on the availability and the stack complexity





Contact us






CSEM LNOI PIC PLATFORM MPW SERVICE

MPW RUN ID - Technology	Design Submission Deadline	Expected Shipping Date	Status
2021_RUN1 – 1 WG, 1 MET	Early evaluation	Early evaluation	Delivered
2021_RUN2 – 2 WG, 1 MET	15/04/2022	31/10/2022	Delivered
2022_RUN1 – 2 WG, 2 MET	15/02/2023	30/09/2023	Delivered
Dent Blanche – 2 WG, 2 MET	15/11/2022	31/03/2023	Delivered
Eiger – 3 WG, 2 MET	28/02/2023	30/09/2023	Delivered
Finsteraarhorn – 3 WG, 2 MET	30/09/2023	30/04/2024	Ongoing
Grand Combin – 3 WG, 2 MET	22/12/2023	31/07/2024	Accepting designs
Hockenhorn – 3 WG, 2 MET	31/04/2024	31/10/2024	Accepting designs



Contact us






Perspective,
Need, Next
Steps

PERSPECTIVE: CURRENT MARKET; DRIVES FOR FUTURE

- PIC is a fast-growing market


Photonic Integrated Circuit Market: Revenue in USD million, Global, 2017-2023



Source:
Global Photonics Integrated Circuits Market report (EPIC)


- And is divided between different materials

Hybrid Photonic Integrated Circuit Market: Revenue Share, By Type of Raw Material, Global, 2017



- And across several application areas

Photonic Integrated Circuits Market: Revenue Share, By Application, Global, 2017



Cloud

Cloud


- 20

AI scal

- Ne

Nov. 2023

The future with Integrated Photonics



IPSR
INTERNATIONAL

26

Driving Photonics Manufacturing

Summit
e
r 2023

PERSPECTIVE: STRATEGIC TECHNOLOGY

micro-chip manufacturing



Sovereignty

**Imminent need,
not a luxury**

Global competition


Strategic Technology

ARE PICS READY TO ADDRESS THE NEEDS?!

Need for Components to **Generate, Manipulate, Transport, and Detect** light
No single material can do everything!


PIC Systems

- Optical interfacing
- CMOS integration
- Power consumption
- Form factor



NEED IS EVERYWHERE!

Signal processing



Space



Nonlinear optics



Compact

Power-efficient

Cost-effective

Scalable

LiDAR



Quantum computing



Need!

Telecom



Sensing & spectroscopy



- Chip manufacturing is a key capability
- Max is made by Mix
- It is time to Act

- Current market
- Emerging needs
- New markets


PERSPECTIVE: PICS VALUE CHAIN: AN EXAMPLE



- LNOI PIC Foundry, PDK
- Supply chain for LNOI PICs



- Hybrid/Heterogeneous integration
- ADK
- Supply chain for hybrid PICs



FROM PLATFORM STANDARDIZATION TO THE APPLICATION

LNOI Foundry




LIDAR



Telecom



Quantum Technology




Focus Area

- Chip manufacturing
- Hybrid/Heterogeneous Integration
- Work together

Challenges

- Optical interfacing
- CMOS integration
- Power consumption
- Form factor

FACING A CHALLENGE? LET'S TACKLE IT TOGETHER!



A big Thanks to the LNOI PICs team at CSEM



FACING THE CHALLENGES OF OUR TIME