



LITHOSCALE[®]: A Unique Maskless Exposure Tool Designed for Next-Generation Devices



Leading supplier of wafer processing equipment for the MEMS, nanotechnology and semiconductors markets.

Founded in 1980 by DI Erich and Aya Maria Thallner. More than 1100 employees worldwide.

Headquarters in Austria, with fully owned subsidiaries in the USA, Japan, South Korea, China and Taiwan.




Nanoimprint & S&R Mastering




Wafer Level Optics & Photonics Packaging



Advanced Resist Processing



Heterogeneous Integration









3D Integration & Hybrid Bonding

Mask Aligner

Maskless Exposure

UV-NIL




			
Patterning method	Proximity Mask Aligner Exposure	MLE™ Maskless Exposure Technology	Nanoimprint Lithography
Pattern field size	Full field	Clustered Write Heads	S&R and Full Field
Exposure wavelength	Broadband (g, h, i-line)	Multiple - Wavelength Exposure Optics	UV - LED
Resolution L/S	> 3 μm	< 2 μm	< 30nm

- **SW:** Real-time autofocus, active distortion & surface in-variations compensation.
- **LAYOUT:** independency from chip/reticle size for large size die, multi-die architectures, die-level patterning.
- **HIGH RESOLUTION** capability $< 2 \mu\text{m}$ L/S at high dose and high throughput and high aspect ratio.
- Scalable substrates from wafers to panels and substrate materials.
- Scalable throughput with multiple write head configurations from R&D to HVM.

Parameter	Specification
Exposure Source	HP UV – Laser Diode (LD)
Exposure Spectrum [nm]	375, 405
CD L/S [μm]	< 2
Substrate Sizes [inch]	8" – 12"
Wafer Layout [format]	GDS II (standard) etc.

ADVANCED PACKAGING



- L/S shrinkage enabling increased RDL line density, I/O pitch density without die size increase.




EV Group | Target Markets for Maskless Lithography





established



applications in development







MEMS


- High aspect ratio, extreme topographies
- High depth-of-focus
- Broad variety of designs



PHOTONIC PACKAGING

Neg. Thick Resist LT **100 – 600µm** (A, B)



Neg. Black Resist
LT **1 – 6µm** (C, D)





ADVANCED PACKAGING

Numerous layouts, distortion compensation



DIELECTRICS

→ Buffer layer for stress & thermal optimization

Pos. Resist

LT 7µm, AR 2:1, sidewall angle: 82°

(A, B, C)



PI Layers evaluated for FO WLP

→ ultimate goal: scaling down VIA CD


→ Redistribution layer

LT: 7 – 8 µm (after SB)

Thank you for your attention!



K.Varga@EVgroup.com



Data, design and specifications may not simultaneously apply; or depend on individual equipment configuration, process conditions and materials and may vary accordingly. EVG reserves the right to change data, design and specifications without prior notice. All trademarks, logos, website addresses or equipment names that contain the letters or words "EVG" or "EV Group" or any combination thereof, as well as the following names and acronyms are registered trademarks and/or the property of EV Group: ComBond®, CoverSpin™, EZB®, EZ Bond®, EZD®, EZ Debond®, EZR®, EZ Release®, GEMINI®, HERCULES®, HyperIntegration®, IQ Aligner®, LowTemp™, NanoAlign®, NanoFill™, NanoSpray™, NIL-CGM®, NILPhotonics®, OmniSpray®, SmartEdge®, SmartNIL®, SmartView®, The Triple 'I' Company Invent-Innovate-Implement®, Triple i®, ZoneBOND® is a registered trademark of Brewer Science, Inc. Other product and company names may be registered trademarks of their respective owners.

