



Jean-Luc Polleux  
Cofounder & CTO


jean-luc.polleux@icon-photonics.com




*Integrated Photonics Packaging enabling the  
Next Generation Optical connectivity*

# Run for the great shrunk

## Pluggable Optics




## Co-Packaged Optics (CPO)




Ranovus 2021, nx100Gbps PAM4

## CPO to 3D-chiplet



IMEC Si-PIC platform





**80%**

**Cost/complexity in packaging**

**Today :  
112/224Gbps**

**2023 :  
400/800Gbps**


**2025 / 2027:  
1.6Tbps/3.2Tbps**

[Yole 2022](#)



Jean-Luc POLLEUX, CTO

EPIC Online Technology Meeting on PIC Packaging and Testing, Nov 2022



# Quantum suprematy

**Today :  
100/400 Qubits**


**Needs for >10k/100k qubits  
Search for the breakthrough**

Google's Sycamore quantum computer

Rocco Ceselin/Google


# All-in-one-package: Photonics + Electronics + Mechanics integration

▶ Wafer-Level Platform




- UV photolithography
- Etching
- Wafer bonding
- Sputtering
- etc

▶ Multiple Solutions




*Surface I/O use case on client PIC*



*Edge I/O use case on client PIC*

*Surface to Edge I/O also available*


▶ Low loss coupling




*Polymer tapered microoptics*

# Technology use-case




- ▶ Mechanical fixture for Fiber array self-alignment and attachment




- ▶ Polymer Tapered microoptics for low-loss light coupling



- ▶ Active device embedding: PIC, Detector, SNSPDs, VCSEL, Laser




- ▶ Silicon Electrical interposer
- ▶ RF and mmW transmission lines



From °mK cryogenic to high-temp >350°C conditions

# Our Solutions



## Surface I/O array


MMF, SMF, MCF  
Top / back-side  
PD, VCSEL, GC-PIC, SNSPD  
Both silicon interposer and  
full-wafer possibilities

*SMF and MMF coupling losses <0.1dB*

*70μm to 10μm (MMF)*

*50μm to ~1μm (SMF/MCF)*

*Fiber holder with passive alignment*




## Edge I/O array

EEL, DFB, DBR, Edge-PIC  
SSC, MMF, SMF  
Both Silicon interposer and  
standalone possibilities

*SMF coupling losses <0.5dB*

*Active alignment (standalone)*

*Passive alignment (clipping option)*



## Surface to Edge I/O array

*Upcoming*


*Advantage of surface I/O array*

*@All :*

*- Zero-Air-Gap option or ARC*

*- Si interposer up to mmw*

# Collaboration Model



**On-stop-shop from design to industrialization**

# The question

---

## ▶ What can we do for you?

- › Bring to packagers standalone options to ease their coupling
- › Bring to OEM makers higher performances and yield from cryo, RT to HT
- › Make it smaller, denser, better

## ▶ What are we looking for?

- › New challenges (>10k qubits, >100Gbps)
- › Early-stage adopters
- › Exploiting our mass volume capabilities



Feel free to contact us



[contact@icon-photonics.com](mailto:contact@icon-photonics.com)

2 bis, rue Alfred Nobel - 77420 Champs-sur-Marne - France

[www.icon-photonics.com](http://www.icon-photonics.com)



*Jean-Luc POLLEUX, CTO*

*EPIC Online Technology Meeting on PIC Packaging and Testing, Nov 2022*