


Silicon Photonics Platform: Current and Future Trends

Philippe Absil, VP R&D

EPIC Meeting on CMOS Compatible Integrated Photonics at imec



Imec Leuven

Hyperspectral imaging lab & demo room

Integrated imagers lab

Smart sensor lab

Exascience lab

RF & high-power lab

Photonics labs

200mm cleanroom

- Silicon pilot line for prototyping and low-volume manufacturing
- iSiPP200 and iSiPP50G photonics prototyping platform
- 200mm GaN-on-Si platform
- Quantum computing lab
- 5,200m²

GaN Lab

NERF labs

Measurement
& testing lab

Material and device
characterization labs

300mm cleanroom

- (High-NA) EUV, Attolab, advanced patterning
- State-of-the-art etch, implant, cleaning, metrology, deposition, ... equipment from leading-edge OEMs
- Ballroom type of cleanroom (7,200m², Class 1,000)
- 24/7 operational

Bio labs


- Cell & tissue culture labs
- Optical labs
- Wet chemistry labs
- Clinical labs
- Pre-PCR lab
- Neuropixels lab



WORLD-CLASS INFRASTRUCTURE
> 12,000 M²
CLEANROOM
CAPACITY




MORE THAN
5,000 SKILLED
PEOPLE
FROM OVER 95 NATIONALITIES




A
TRUSTED PARTNER
FOR COMPANIES, STARTUPS &
ACADEMIA

Silicon Photonics Has Become An Industrial Reality



Optical Interconnect Landscape and Roadmap



- **Multi-Terabit/s Optical Interconnectivity** needed by mid 2020's, driven by **Cloud** and **AI/HPC**
- **Optical Interconnects** will move into the rack, board and package
- **Silicon Photonics** is a key enabling technology for **Terabit-scale Optical Interconnects**, from 1cm to 100km+

Silicon Photonics Benefits

- + Chip level integration of various photonic functions
 - + Integration of complex optical functions (passive / active)
 - + Large-scale integration
 - + Integration electronics and photonics
- + Wafer-scale processing using existing CMOS-fabs
 - + CMOS-shared Production Infrastructure
 - + Focus on one common technology
 - + Re-use of advanced CMOS development



Datacom Optics Revenue Growth Forecast

The market driven by 1.6T and 3.2T optical engines

- Active Optical Cable and Embedded Optical Module
- Ethernet
- Co-Packaged Optics / On-Board Optics




> 100,000 wafers / yr
by 2032... ?

Optical Interconnect Requirements

Specific to the Application

end-point bandwidth	low (400G)	high (4-8T)	med-high (2-4T)
latency tolerance	high (<ms)	medium (μ s)	ultra-low (100s ns)
"link quality"	med-high	high	ultra-high
power consumption	medium (10-15 pJ/bit)	low (5-10 pJ/bit)	ultra-low (<5 pJ/bit)
loss budget	low (IEEE-compliant)	medium-high (~8 dB)	medium-high (~8 dB)

Reference:
M. Filer (Microsoft),
ARPA-E Phase-2 Kick-Off
Meeting, Jan 2021




- **AI/HPC** and **System Disaggregation** have the most demanding optical link specifications

Emergence of new applications

LiDAR & Sensing

VLSI Photonics Era

Deep Learning





1000's of "identical" components

Ultra low-loss

Ultra low-power

Ultra low-cost (per function)

(“Ultra” = 10x-100x improvement over State-of-the-Art)




+

Current State-Of-The-Art



Example of State-of-the-Art: Imec SiPP


imec's versatile 56Gb/s+ Silicon Photonics Technology



Fully Integrated Silicon Photonics Platform for 1310nm/1550nm Wavelengths

- Low-loss Passive Silicon Waveguide Devices and Fiber Coupling Structures
- 56Gb/s+ (Ge)Si Modulators and Ge(Si) Photodetectors


PIC Technology Challenges



Photonics PPAC Challenges

- ✓ Device Optical Insertion Loss
- ✓ Device E-O Conversion Efficiency
- ✓ Device E-O Conversion BW
- ✓ Device dimensions
- ✓ Heterogeneous Integration Cost

Silicon Photonics Transceivers Breakdown




E-to-O Conversion: The Optical Modulator

“Conventional Approaches”


TW-MZM

(industry reference)




Too Big !!

MRM



Too Sensitive !!

GeSi EAM




Too Specific !!

Silicon Ring Modulator


High-Efficiency Heaters with Si Substrate Undercut (UCUT)

Microscope Image
(example)




UCUT Area

Spectral Response



Resonance Wavelength Tuning







High-Speed Si Ring Modulator with **Undercut Si Substrate** achieves **0.68nm/mW** or **118GHz/mW** thermal tuning efficiency

Defectivity < 500ppm (pre-packaging sorting)

O-band GeSi Electro-Absorption Modulator

QCSE-EAM: High-Speed Performance



Drive swing = 2V_{pp}
ER ~ 2.5dB

Bias	0V	-1V	-2V
C _j (fF)	80	64	60
R _s (Ohm)	11.5	9	8
iRC f _{3dB} (GHz)	173	276	331

- Modulation bandwidth $f_{3dB} \sim 50\text{GHz}$ (from 50Ω)
- Capacitance $C_j < 80\text{fF}$, intrinsic RC bandwidth $f_{RC} \gg 100\text{GHz}$







Other Modulator Alternatives

- Graphene integration (and other 2Ds)
- III-V epitaxy (optically pumped devices + detectors, not yet lasers I assume)
- Alternative EO-materials
- BTO
- PZT




Laser Integration onto Silicon Photonics PIC

- + Various approaches in development or production
- + Imec short term plans: Flip-Chip Laser “Passive” Assemblies
- + Imec long term plans: Heterogeneous III-V layer transfer or Monolithic Integration


Micro package	Hybrid integration Flip-chip	Heterogeneous Int. D2W bonding	Monolithic Int. blanket/SAG, e.g. nano-ridge
 <p data-bbox="396 769 552 791">Luxtera / Cisco</p>		 <p data-bbox="1083 778 1213 800">UCSB / Intel</p>	
Scalability 			
Maturity 			

Imec Silicon Photonics Platform



Future Trends



200mm New Functions 2022-2023



Upscaling to 300mm – Silicon Photonics Interposers For CPO




300mm Key Differentiators

- + Sub-100nm Feature Size (193-*i* litho)
- + nm-scale Process Control
- + 3D assemblies (TSV, μ Bumps, Hybrid bonding)

AI-Driven “Inverse” Design


Example: Polarization Splitter

“Traditional” Design



Typical Minimum Line / Space ~150-200nm
Somewhat Regular Shapes

“Inverse” Design





Typical Minimum Line / Space <100nm
Irregular Shapes

New patterning requirements !

Waveguide Device Process Control





Silicon Directional Coupler

- + 5-10x reduction in wafer variability
- + Yielding 100nm Si gap



Courtesy of Peter De Heyn

Waveguide Technology with Sub-nm Control – 300mm



Modulator $\lambda_{\text{resonance}}$
 $1-\sigma \sim 0.9 \text{ nm}$

Modulator Efficiency
 $1-\sigma \sim 1.4 \text{ pm/V}$


3D EIC-PIC: 40Gb/s TSV-Enabled Silicon Photonics

14nm Foundry FinFET CMOS
Drivers, TIA's

imec SiPP300, with TSV



50 μ m pitch
Flip-Chip Assembly

40Gb/s NRZ TX eye




D. Guermandi et al., ECOC 2019

40Gb/s NRZ RX eye




Transmission Demo at 112Gbps NRZ

Launched Signal



Received Signal



Conclusions

Silicon Photonics is an industrial reality, in the critical path of Datacenters and AI scaling

Advanced CMOS Processing & Heterogeneous Integration will be necessary to address the (Si) photonics scaling challenges