



Fostering a Thriving Ecosystem Around Virtuoso Technology





EPIC World Photonics Technology Summit – January 24, 2022



Gilles S.C. Lamant, Distinguished Engineer



Silicon and System First-Pass Success


Advanced-node mixed-signal IC to complex 5G solutions

Custom IC, IC Packaging, PCB, and System Analysis



IC/CHIP	PACKAGE	BOARD	SYSTEM
Mixed Signal, Analog/RF, and Photonics			
Advanced Node (16nm to 3nm)			
Machine Learning			
System Analysis/Verification			
Complex PCB Enablement			
Advanced 2.5D/3D Packaging			
			



Mobile  **IoT** 



Auto  **Medical** 

Aero  **Cloud** 


Vast ecosystem, +70 partners


 

...



Advanced FinFET Processes



Integrated Photonics



Automotive




ML/AI




Design Excellence



5G, RF, and Edge



System Design



System Analysis



Data Center and Cloud

Innovation Leader for 30+ Years


From the Chip Through to the System

Multi-Physics Analysis Portfolio

Packaging Design




2.5/3DIC




2.5D-IC (CoWoS)

IC Design



IC

Multi-Physics Analysis






Celsius

EMX

Clarity

Sigridity

CFD



System Design



Automotive




Communications



Aerospace

Electronic-Photonic Design Automation (EPDA) IC Flow



Working with Foundry Partners for Wide, Accessible Enablement

cādence CONNECT
2021

Photonics Foundry Offering Review
Dec 7th, 2021 - Starting at 10:30 AM PST
(other time zone available, check our web site)

Samir Chaudhry
Tower Semiconductors
Director, Design Enablement

Vikas Gupta
GlobalFoundries
Director, Product Management


Ardy Winoto
Infinera
Sr. PIC Development Engineer

Nicholas M. Fahrenkopf
SUNY, AIM Photonics
Photonics Engineering Manager




David Ngo
CompoundTek
Technology & Program Manager

- Foundries are our key partners in the past years
- They presented their PDK as well as their differentiated offering at the annual Cadence Photonics event

Collaboration to Enable Truly Unique Design Environment (Combining the best in kind...)




Collaboration to Enable Truly Unique Design Environment




Integrated Where It Matters!

- Cadence CurvyCore™ technology is the native curvilinear engine for the Virtuoso® Design Platform (in production since 2018)
 - Tower, GF, AIM, CTek... PDKs
 - IDMs
- Supports both Interactive or API driven design flows (or a mix)
- Built above base Virtuoso platform – inherits years of flow maturity when using this known and proven environment



Continuing to Invest



- Support for optical signal in Spectre[®] simulation (production end of 2019)
 - Enables matching connectivity for all representations, even though optical signals can be represented by very complex, multi-quantities (TE Img, Real, forward, backward, TM, and so on) in the model
 - Key enabler for EPDA / schematic-driven flows
 - Works with Verilog-A or Spectre models



- Compatible with Lumerical CML Compiler models

Working with Foundries to Validate Models and Model Strategies

Results presented at CadenceLIVE™ Americas 2021 (ANSYS/Lumerical and Tower Semiconductor)



	Spectre®- INTERCONNECT flow	Spectre-only
Electrical element models	SPICE	SPICE
Optical element models	INTERCONNECT	Photonic Verilog-A
Simulation Time	612.4s	237.5s
Extinction Ratio	1.55dB	1.558dB
10%-90% Rise Time for level0 – level3	21.98ps	21.76ps

Continuing to Partner


Integration for component design

Design Challenges:

- Users need to define layouts in both layout editor and FDTD/MODE solvers, which is time-consuming
- Inconsistency between two layouts is difficult to resolve
- Exporting GDS to FDTD/MODE does not support parametric analysis

Goal: Facilitate component design through direct integration with Virtuoso Layout

Virtuoso Layout Suite




Direct bridge

Analysis Group

Layer Builder

simulation



Communicate layout data between Virtuoso and FDTD/MODE

- Query properties of fixed and parameterized cells
- Obtain polygon vertices for given parameter values
- Easy optimization of P-Cells



Reproduced with permission from Ansys/Lumerical

Continuing to Partner

The screenshot displays the Virtuoso Layout Suite XL Editing interface. The main workspace shows a red sine wave connector on a black background. A red callout bubble points to the connector with the text "Add an instance of wgSineConnector P-Cell". A red banner at the bottom right says "Check P-Cell in test library".

The interface includes a menu bar (Launch, File, Edit, View, Create, Verify, Connectivity, Options, Tools, Window, Floorplan, Place, Route, Concurrent, Module, Help) and a toolbar. The left sidebar contains a Palette, Layers panel, and Objects panel. The Layers panel shows a list of layers with checkboxes for visibility and selection. The Objects panel shows a list of objects with checkboxes for visibility and selection.

The status bar at the bottom of the window displays the current layer (M: _JebDisplayLevelCB0) and the current tool (mouse L: mouseSingleSelectPt).

Parting Words

- Need to include thanks to the Lumerical team, which has graciously contributed to this presentation to show a more complete picture
- Cadence is very engaged both at the system analysis level and the PIC level, driven by the requests from our customers
- José always asks how we can help each other
 - I am interested in working with a SiN foundry to enable a commercial SiN PDK
 - We work with a lot of startups (not just the big electronic firms) – talk to us



cādence®

© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.